


- 72-pin SIMM sockets supports up to 128MB DRAM, provides page mode DRAM operation.
- Supports system and video BIOS cacheable and shadow.
- Supports decoupled DRAM refresh.
- Optional regulator board for various SL-series CPUs.
- Supports six 16-bit and one 8-bit ISA expansion slots.
- Supports two VESA bus expansion slots.
- Optional enhanced IDE support allows for up to four host interface devices.
- Built-in internal real time clock/calendar.
- Provides built-in power management features.
- Winbond W83777/787F™ and W83758 Power I/O™ chipset.

→ **NOTE : The 486-PVT-IO provides a socket for CPU chipset. To plug your CPU into the PGA socket, please observe proper alignment and position.**

## Mainboard Layout



## Mainboard Settings


The 486-PVT-IO has several user-adjustable jumpers on the board that allow you to configure your system to suit your every need. This chapter contains information on the various jumper settings you can make on your mainboard.

---

### Jumpers

---

Jumpers are used to select the operation modes for your system. Some jumpers on the board have three metal pins with each pin representing a different function. To “set” a jumper, a black cap containing metal contacts is placed over the jumper pin/s according to the required configuration. A jumper is said to be “shorted” when the black cap has been placed on one or two of its pins, as shown in the figure below:




### CPU Selector Jumpers

To allow your system to be used with a variety of CPUs, 486-PVT-IO provides jumpers that can be set according to the CPU you want installed. Follow the CPU jumper chart printed on the board to determine the proper arrangement for the CPU you are using.

→ **CAUTION :** When using a low-voltage CPU, a regulator board may be needed. Some mainboards install a low-voltage regulator chipset onboard. If the onboard low-voltage regulator is not present, the low-voltage daughter board should be installed, please refer to page 2-8 for the regulator board installation.


**Intel 486SX/SXSL**



\* A regulator board may be needed when using this CPUs. Please refer to page 2-8 for its installation.


→ **NOTE :** Users are not encouraged to change the jumper settings not listed in this manual. Changing the jumper settings improperly may adversely affect system performance.

**Intel 486DX/SL-Series/DX2/DX4/DX4 OVERDRIVE**




\* A regulator board may be needed when using this CPUs. Please refer to page 2-8 for its installation.

**Intel P24CT/P24D**




\* A regulator board may be needed when using this CPUs. Please refer to page 2-8 for its installation.

**Intel P24T**




**AMD 486DX/DX2/DX4**




\* A regulator board may be needed when using this CPUs. Please refer to page 2-8 for its installation.


**Clock Selection for AMD CPU only**




or



**Cyrix 486DX/DX2**




**Cyrix 486DX-V/DX2-V**



\* A regulator board may be needed when using this CPUs. Please refer to page 2-8 for its installation.

**Cyrix 486SX**



**CPU Clock Jumper JK1-JK4**

	50 MHz DX50	40 MHz DX40 DX2-80	33.3 MHz (Default) SX 33 DX 33 DX2-66 DX4-100	25 MHz SX 25 DX 25 SX2-50 DX2-50 DX4-75
JK1	3 2 1 [ ][ ]	3 2 1 [ ][ ]	3 2 1 [ ][ ]	3 2 1 [ ][ ]
JK2	3 2 1 [ ][ ]	3 2 1 [ ][ ]	3 2 1 [ ][ ]	3 2 1 [ ][ ]
JK3	3 2 1 [ ][ ]	3 2 1 [ ][ ]	3 2 1 [ ][ ]	3 2 1 [ ][ ]
JK4	3 2 1 [ ][ ]	3 2 1 [ ][ ]	3 2 1 [ ][ ]	3 2 1 [ ][ ]

## Low-Voltage Regulator Board Installation

This section describes the installation of the low-voltage regulator board used for a low-voltage CPU like Intel DX4 processor. The low-voltage regulator board offers advanced power saving features.

→ **NOTE :** If you do not intend to install a regulator on the mainboard, replace jumper caps onto pins 1-2, 3-4, 13-14 and 15-16 of the J10 connector.

1. Remove jumpers from connector J10.
2. Place the low-voltage regulator board as shown on the figure below with the correct pin orientation.


















Figure 2-2. Low-Voltage Regulator Board Installation





## Jumper Setting on Regulator Board for Low-Voltage CPUs

3.45V	AMD -	
	J2 	A80486DX4-100NV8T
J3 	A80486DX2-80NV8T	
	A80486DX2-66NV8T	
	A80486DX4-100SV8B	
	A80486DX4-75SV8B	
	A80486DX2-80SV8B	
	A80486DX2-66SV8B	
	Am486DX2-66V8T	
	Am486DX2-80V8T	
	Am486DX4-100V8T	
	INTEL 486 -	
	A80486DX4-100	
	A80486DX4-75	
3.6V	Cyrrix -	
	J2 	Cx486DX-V33GP
J3 	Cx486DX-V40GP	
	Cx486DX-V50GP	
	Cx486DX-V66GP	
4.0V	Cyrrix -	
	J2 	Cx486DX2-V80GP
J3 		











### Jumper Setting for ISA IDE

JG	<b>Onboard IDE Controller</b>  Disable  Enable (Default)
J5	<b>Local IDE Connector Jumper Select</b>  IDE connector pin28 linked to BALE signal  IDE connector pin28 open (Default)
JP1	<b>ISA IDE Connector Jumper Select</b>  ISA IDE connector pin27 linked to IOCHRDY signal  ISA IDE connector pin27 open (Default)
JP2	<b>ISA IDE Connector Jumper Select</b>  ISA IDE connector pin28 linked to BALE signal  ISA IDE connector pin28 open (Default)

### Jumper Setting for VESA Bus

JV1	<b>High Speed Write Select</b>  One wait write  Zero wait write (Default)
JV2	<b>CPU Speed Select</b>  Greater than 33 MHz  Less than or equal to 33 MHz (Default)

### Jumper Setting for System I/O (Continued)

JCP	<b>Password Clear Select</b>  (Default)  Clear password
J4	<b>Display Type Select</b>  Mono/EGA/VGA (Default)  CGA
JW7	<b>Game Port Select</b>  Disable game port  Enable game port (Default)
JR1	<b>IDE Hard Disk RW Signals From...</b>  W83758  VT82C496G (Default)
JR2	<b>Same as JR1</b>
JH	<b>Onboard FDC</b>  Disable  Enable (Default)

### Jumper Setting for System I/O

#### COM 1 I/O Address Setting

	Disable	3E8H	2E8H	3F8H (Default)
JA	<input type="checkbox"/> 3 2 1 [ ] [ ] [ ]	<input type="checkbox"/> 3 2 1 [ ] [ ] [ ]	<input type="checkbox"/> 3 2 1 [ ] [ ] [ ]	<input checked="" type="checkbox"/> 3 2 1 [ ] [ ] [ ]
JB	<input type="checkbox"/> 3 2 1 [ ] [ ] [ ]	<input type="checkbox"/> 3 2 1 [ ] [ ] [ ]	<input type="checkbox"/> 3 2 1 [ ] [ ] [ ]	<input checked="" type="checkbox"/> 3 2 1 [ ] [ ] [ ]

#### COM 2 I/O Address Setting

	Disable	2E8H	3E8H	2F8H (Default)
JC	<input type="checkbox"/> 3 2 1 [ ] [ ] [ ]	<input type="checkbox"/> 3 2 1 [ ] [ ] [ ]	<input type="checkbox"/> 3 2 1 [ ] [ ] [ ]	<input checked="" type="checkbox"/> 3 2 1 [ ] [ ] [ ]
JD	<input type="checkbox"/> 3 2 1 [ ] [ ] [ ]	<input type="checkbox"/> 3 2 1 [ ] [ ] [ ]	<input type="checkbox"/> 3 2 1 [ ] [ ] [ ]	<input checked="" type="checkbox"/> 3 2 1 [ ] [ ] [ ]

#### LPT I/O Address Setting

	Disable	278H	3BCH	378H (Default)
JE	<input type="checkbox"/> 3 2 1 [ ] [ ] [ ]	<input type="checkbox"/> 3 2 1 [ ] [ ] [ ]	<input type="checkbox"/> 3 2 1 [ ] [ ] [ ]	<input checked="" type="checkbox"/> 3 2 1 [ ] [ ] [ ]
JF	<input type="checkbox"/> 3 2 1 [ ] [ ] [ ]	<input type="checkbox"/> 3 2 1 [ ] [ ] [ ]	<input type="checkbox"/> 3 2 1 [ ] [ ] [ ]	<input checked="" type="checkbox"/> 3 2 1 [ ] [ ] [ ]

#### LPT Output Enhanced Control Setting

J1	<b>Data Direction Control</b> <input type="checkbox"/> Parallel port as output port only <input checked="" type="checkbox"/> Parallel port as input/output port (Default)
----	---

### Jumper Setting for Printer Mode

	Print (Default)	EPP/SPP	EPP/ECP	EXT2FDD
JW3	<input checked="" type="checkbox"/> 3 2 1 [ ] [ ] [ ]	<input type="checkbox"/> 3 2 1 [ ] [ ] [ ]	<input type="checkbox"/> 3 2 1 [ ] [ ] [ ]	<input type="checkbox"/> 3 2 1 [ ] [ ] [ ]
JW4	<input type="checkbox"/> 3 2 1 [ ] [ ] [ ]	<input type="checkbox"/> 3 2 1 [ ] [ ] [ ]	<input type="checkbox"/> 3 2 1 [ ] [ ] [ ]	<input checked="" type="checkbox"/> 3 2 1 [ ] [ ] [ ]

### Jumper Setting for ECP Mode DMA Channel

	DMA 1 (Default)	DMA 3
JW5	<input checked="" type="checkbox"/> 3 2 1 [ ] [ ] [ ]	<input type="checkbox"/> 3 2 1 [ ] [ ] [ ]
JW6	<input type="checkbox"/> 3 2 1 [ ] [ ] [ ]	<input checked="" type="checkbox"/> 3 2 1 [ ] [ ] [ ]




-THIS PAGE INTENTIONALLY LEFT BLANK-

## Memory Subsystem

The 486-PVT-IO is equipped with the memory necessary for running all your applications. Memory comes in the form of DRAM (SIMMs) and cache SRAM. This chapter describes these two kinds of memory and gives instructions on how to install each kind on the mainboard.

### Memory Locations

The board layout below shows the locations of the DRAM memory banks and the cache SRAM:



## Installing DRAM

### SIMM Banks

The 486-PVT-IO accommodates onboard memory from 1 to 128MB using SIMMs (Single-In-Line Memory Modules). The mainboard has four memory banks that accept either a 1, 4, 16 or 32MB on each SIMM socket.

### DRAM Configuration

Memory can be installed in a variety of configurations, as shown in the next table:

TOTAL MEMORY	SIMM 1 (72-PIN)	SIMM 2 (72-PIN)	SIMM 3 (72-PIN)	SIMM 4 (72-PIN)
1MB	1MB			
		1MB		
			1MB	
2MB	1MB	1MB		
	1MB		1MB	
		1MB	1MB	
3MB	1MB	1MB	1MB	
		1MB		1MB
	1MB		1MB	1MB
4MB	4MB			
		4MB		
	1MB	1MB	1MB	1MB
5MB	1MB	4MB		
	1MB		4MB	
	4MB		1MB	
6MB		4MB	1MB	
	1MB	1MB	4MB	
	1MB	4MB	1MB	1MB
7MB	1MB	4MB	1MB	1MB
	4MB	1MB	1MB	1MB
	4MB	4MB		
8MB	4MB	4MB	4MB	
		4MB	4MB	

TOTAL MEMORY	SIMM 1 (72-PIN)	SIMM 2 (72-PIN)	SIMM 3 (72-PIN)	SIMM 4 (72-PIN)
9MB	1MB	4MB	4MB	
	4MB	1MB	4MB	
		1MB	4MB	4MB
10MB	1MB	1MB	4MB	4MB
	4MB	4MB	1MB	1MB
	4MB	4MB	4MB	
12MB		4MB	4MB	4MB
	4MB		4MB	4MB
	1MB	4MB	4MB	4MB
13MB	4MB	1MB	4MB	4MB
		16MB		
	4MB	4MB	4MB	4MB
16MB			16MB	
	4MB	4MB	4MB	4MB
	1MB	16MB		
17MB		1MB	16MB	
		16MB	1MB	
	1MB	1MB	16MB	
18MB	1MB	16MB	1MB	
	1MB	16MB	1MB	1MB
	4MB	16MB	1MB	1MB
20MB	4MB		16MB	
		4MB	16MB	
		16MB	4MB	
21MB	1MB	4MB	16MB	
	1MB	16MB	4MB	
	4MB	16MB	1MB	
22MB	4MB	16MB	1MB	1MB
	4MB	4MB	16MB	
	4MB	16MB	4MB	4MB
24MB		16MB	4MB	4MB
		16MB	4MB	4MB
	1MB	16MB	4MB	4MB
25MB		16MB	4MB	4MB
	4MB	16MB	4MB	4MB
		16MB	16MB	16MB
32MB	32MB			
		32MB		
		16MB	16MB	
33MB	1MB	16MB	16MB	
		1MB	16MB	16MB
	1MB		16MB	16MB


TOTAL MEMORY	SIMM 1 (72-PIN)	SIMM 2 (72-PIN)	SIMM 3 (72-PIN)	SIMM 4 (72-PIN)
34MB	1MB	1MB	16MB	16MB
36MB	4MB	16MB	16MB	
	4MB	4MB	16MB	16MB
37MB	1MB	4MB	16MB	16MB
	4MB	1MB	16MB	16MB
40MB	4MB	4MB	16MB	16MB
48MB		16MB	16MB	16MB
49MB	1MB	16MB	16MB	16MB
52MB	4MB	16MB	16MB	16MB
		32MB	32MB	
64MB		32MB	32MB	
	1MB	64MB		
65MB	1MB	32MB	32MB	
	1MB	1MB	32MB	32MB
	1MB	32MB	1MB	32MB
	32MB	32MB	1MB	1MB
68MB	4MB	32MB	32MB	
	4MB	32MB	32MB	
		4MB	32MB	32MB
	32MB	32MB	4MB	
69MB	1MB	4MB	32MB	32MB
	1MB	32MB	4MB	32MB
	4MB	1MB	32MB	32MB
	4MB	32MB	1MB	32MB
72MB	4MB	4MB	32MB	32MB
	4MB	32MB	4MB	32MB
	32MB	32MB	4MB	4MB
80MB	32MB	16MB	32MB	
	32MB	32MB	16MB	
81MB	1MB	16MB	32MB	32MB
	1MB	32MB	16MB	32MB
84MB	4MB	16MB	32MB	32MB
	16MB	4MB	32MB	32MB
96MB	32MB	32MB	32MB	
97MB	32MB	32MB	32MB	1MB
128MB	32MB	32MB	32MB	32MB

→ NOTE : All memory banks accept double-RAS SIMM.

### Installation Instructions

→ NOTE : Always observe static electricity precautions. See "Handling Precautions" at the start of this manual.

1. Locate the SIMM banks on the mainboard. Determine your desired configuration to be installed.
2. Swing each SIMM into its upright, locked position. When locking a SIMM in place, push on each end of the SIMM, donot push in the middle.




→ NOTE : The SIMMs will only fit in one direction.

When adding RAM memory modules (SIMMs), it may be necessary to remove the existing SIMMs so you have enough room to install additional SIMMs.

Complete the following steps to remove a SIMM:

1. Carefully push out on the brackets securing each end of the SIMMs, while pushing out on the SIMM until it rests at a 45 degree angle. It is sometimes necessary to unlock an adjacent SIMM to allow enough working space.
2. Once the SIMM is unlocked and in its 45 degree position, lift the SIMM from it's socket.



## Cache Memory

The 486-PVT-IO accepts cache memory of 128KB, 256KB, 512KB or 1MB.

### Installing Cache Memory

→ **NOTE :** Always observe static electricity precautions. See "Handling Precautions" at the beginning of this manual.

If you do not have the confidence to make the installation, better consult a service technician for assistance.


1. Locate the cache memory on the mainboard.
2. Be guided by the Cache SRAM settings depending on your desired SRAM configuration.
3. Correct orientation of the chips is necessary for the cache to operate properly. Normally, the chips have either a curved notch or a dot. This marker on the chip must be matched to the marker on the socket for correct alignment.

Install the chips individually as follows:


1. Align the chip with the marker on the socket. Press the chip onto the socket, ensuring that the pins on the chip are aligned with the corresponding connections on the socket.
2. Carefully apply enough pressure to partially seat the chip into the socket.
3. Ensure that all pins are properly aligned with the connectors and that there are no bent pins. If there are any bent pins, remove the chip, straighten the pin and repeat the process.
4. Press the chip completely into the socket so that the pins are properly seated.

## Cache SRAM Specifications and Settings


### 128K Cache SRAM




### 1M Cache SRAM




**256K Cache SRAM**



**OR**



**512K Cache SRAM**



**OR**

